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Abstract
From the very start of mobile communications, wireless data traffic volume
and the number of applications have increased continuously and this continued
increase will eventually necessitate the use of wider signal bandwidths by the
fundamental constraints imposed by Shannon’s theorem. Additionally, the air
channel is a common limited resource that is shared by all users and applications.
While this limited wireless resource has mostly been pre-allocated, the utilization
at any given time is often very low. For this environment, cognitive radio and
carrier aggregation are potential solutions. Both cognitive radio and carrier ag-
gregation require the processing of wideband signals unlike what is normally the
focus of conventional narrow band receivers. This, in turn, makes it necessary to
design receivers with a large BW and high dynamic range, and these conflicting
requirements typically form the bottleneck in existing systems.
Here, we discuss channelization techniques using an analog FFT (fast Fourier
transform) to solve the bottleneck. First, a fully integrated hybrid filter bank
ADC using an analog FFT is presented. The proposed structure enables the
signals in each channel of a wideband system to be separately digitized using the
full dynamic range of the ADC, so the small signals in wideband can benefit in
iv
terms of lowered quantization noise while accommodating large in-band signals.
The prototype which is implemented in TSMC’s 40nm CMOS GP process with
VGA gains ranging from 1 to 4 shows 90.4mW total power consumption for both
the analog and digital sections.
Second, analog polyphase-FFT technique is introduced. Polyphase-FFT allows
for low power implementations of high performance multi-channel filter banks by
utilizing computation sharing not unlike a standard FFT. Additionally, it en-
ables a longer “effective window length” than is possible in a standard FFT. This
characteristic breaks the trade-off between the main-lobe width and the side-lobe
amplitudes in normal finite impulse response (FIR) filters. The 4-channel I/Q
prototype is implemented in TSMC’s 65nm GP technology. The measured trans-
fer function shows >38dB side-lobe suppression at 1GS/s operation. The average
measured IIP3 is +25dBm differential power and the total integrated output noise
is 208µVrms. The total power consumption for the polyphase-FFT filter bank (8-
channels total) is 34.6mW (34.6pJ/conv).
v
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Chapter 1
Introduction
1.1 Spectrum Resource and Congestion
From the first invention of a mobile phone, it has been evolving continuously so
now we can use a number of functions with the small device. With this evolution
of a mobile phone, the wireless data traffic volume and the number of applications
have also increased together.
Fig. 1.1 shows the expectation of mobile data traffic. As shown in this figure,
the mobile data traffic is increasing at 53 percent of compound annual growth rate.
At 2020, it is expected to grow to 30.6 exabytes. This is a fivefold increase over
2016. Moreover, this increase will continue with more and faster mobile connec-
tion, and it will eventually necessitate the use of wider signal bandwidths (BW)
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Figure 1.1: Expectation of mobile data traffic (CISCO, 2016)
by the fundamental constraints imposed by Shannon’s theorem. This is already
evident with WiFi and LTE where channel banding and carrier aggregation have
already been deployed. Additionally, the air channel is a common limited resource
that is shared by all users and applications, unlike in wired data transfer where
each channel can be almost completely isolated, and this limited wireless resource
has mostly been pre-allocated.
Fig. 1.2 shows the real spectrum allocation in UK. As shown, many applica-
tions like mobile communication, broadcasting, and satellite communication have
already occupied the spectrum resource, and it seems difficult to find more avail-
able area.
Even though it seems unavailable to find more spectrum area, the situation is
330MHz 300MHz
300MHz 3GHz
3GHz 30GHzMobile Fixed satellite Broadcasting
Maritime mobile Radio location Space operation
Figure 1.2: Spectrum allocation in UK
different when we see the real utilization at a given time. Fig. 1.3 [1] shows the
actual measurement of spectrum utilization in downtown Berkeley. This result
indicates that the utilization at any given time is often very low [1]. It is reported
the temporal and geographic variations in the spectrum utilization is 15% to 85%
in 2.5GHz and 0.5% for higher frequencies. This result provides the opportunities
to solve the spectrum bottleneck.
1.2 Solutions for Spectrum Resource Scarcity
For this environment, cognitive radio and carrier aggregation using multi-carrier
communication are potential solutions. Cognitive radio dynamically detects any
unused spectrum and exploits it for more efficient spectrum reuse by allowing
415-85% utilization
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Figure 1.3: Spectrum utilization in downtown Berkeley
users to share the under-utilized spectrum and increases throughput [2]. Multi-
carrier communication enables high speed data transfer by increasing effective
BW. Carrier aggregation can dynamically adapt the signal BW resources used via
both contiguous and non-contiguous aggregation as requirements change [3]. Both
cognitive radio and carrier aggregation require the processing of wideband signals
which often contain multiple narrowband signals with different center frequencies
and amplitudes, unlike what is normally the focus of conventional narrow band
receivers. This, in turn, makes it necessary to design receivers with a large BW
and high dynamic range [4]. These conflicting requirements typically form the
bottleneck for such systems, and significant research has focused on solving these
problems.
51.3 Organization
In this thesis, channelization techniques using analog-FFT (A-FFT) are presented
to solve the problem of spectrum resource scarcity. The proposed techniques
could be applied to wideband receivers for cognitive radio and carrier aggregation
systems. The rest of the thesis is organized as follows.
• Chapter 2 introduces the prior works for wideband receiver structures.
• Chapter 3 describes the algorithm and operation of a discrete time Fourier
transform (DFT) as well as its efficient implementation using a fast Fourier
transform (FFT).
• In Chapter 4, an A-FFT based hybrid filter bank channelizer is proposed
and demonstrated.
• Chapter 5 shows the prototype of an analog polyphase-FFT filter bank chan-
nelizer.
• In Chapter 6, a final conclusion is made for the works presented in the thesis.
Chapter 2
Wideband Receiver Structures
2.1 Single ADC Based Receiver
The block diagram of a single ADC based receiver is shown in Fig 2.1. In this
structure, input signals are amplified to the full range of ADC by the VGA, and
then the quantization noise of ADC is uniformly distributed in frequency domain.
For a N bit ADC, the quantization noise power and signal-to-quantization-noise
ratio (SQNR) in dB unit are represented in Eq. 2.1 where q[n] and VFS mean
quantization noise in discrete time domain and full signal range, respectively.
E[q2[n]] =
42
12
, 4 = VFS
2N
SQNR = 6.02 + 1.76 ·N
(2.1)
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Figure 2.1: Single ADC based receiver
In theory, a signal ADC can be employed for this system but would require both
a wide BW and a large dynamic range due to the large blockers in other channels
and the large peak-to-average-power ratio (PAPR) resulting in an unrealizable set
of ADC specifications [5]. Such ADCs are either not designable or, if possible, they
would consume significant power as the advances in ADC speed and resolution
have been much slower than Moore’s law [6].
2.2 Time-Interleaving ADC Based Receiver
Time-interleaving ADC which is shown Fig. 2.2 can mitigate the speed require-
ment for individual ADCs [7], but the dynamic range requirement for each ADC
still remains the same to satisfy the SNR specifications. For example, in the pres-
ence of an interferer that is 40dB larger than the signal, the quantization noise
must remain 64dB below the full signal range for a 64 QAM modulated LTE
signal, as shown in Fig. 2.3.
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Figure 2.3: SNR requirement of time-interleaving ADC for a 64 QAM modulated
signal in the presence of a 40dB larger interferer
92.3 Mixer-Bank Based Receiver
An alternate method to tackle this problem is to channelize the wideband input
signal into separate narrow bands using a mixer bank [8, 9], as shown in Fig. 2.5.
In this structure, mixers with different center frequencies combined with low-pass
filters are employed for channelization. The VGAs that follow the low-pass filters
allow for additional gain in the channels that have small amplitudes, which results
in a smaller relative quantization error for small signals so that a nearly constant
SNR per channel is maintained. Ideally, in this structure if the channels are
sufficiently narrow so that only single carriers are present per channel, then the
individual ADCs require only a 24dB dynamic range for a 64 QAM modulated
signal as shown in Fig. 2.5. This structure solves the dynamic range problem but
normally consumes significant power due the multiple copies of the mixers and
the low-pass filters. With advancement in technology, the performances of both
structures in Fig. 2.2 and 2.4 improve, but the operation is not efficient because
of the redundant dynamic range and the multiple mixers and filters.
2.4 Filter-Bank Based Receiver
The filter bank based quantizer in Fig. 2.6 reduces the ADC dynamic range re-
quirement via channelization and filtering out of blockers and signals in other
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channels in a manner similar to the mixer approach, but it can be designed to be
low power. In the mixer-based approach, I/Q mixers are used to down-convert
the desired band to zero-IF. However, in the filter bank approach, complex fil-
ters with different center frequencies are used to channelize the wideband input
signal. In this structure, the mixer bank is replaced with down-sampling to per-
form the frequency shift to DC which reduces power consumption. This simple
down-sampling is possible due to the prior bandpass filtering which avoids signal
aliasing. However, a naive implementation of the complex filter bank can still be
power hungry. In this thesis, two kinds of power-efficient filter bank structures
12
are presented using FFT algorithm for the channelization of wideband signals.
Chapter 3
Fast Fourier Transform As A
Filter Bank
3.1 Discrete Time Fourier Transform
Fourier Transform has been widely used so as to analyze the time domain signal in
frequency domain. Mathematically, continuous time signal, x(t), can be directly
transformed to continuous frequency domain, but in the signal processing using a
real hardware, the signal should be sampled in discrete values, x[n]. Then, discrete
time Fourier transform (DTFT) can be employed to transform it to continuous
13
14
frequency domain. The equation of DTFT is shown in Eq. 3.1.
X(f) =
∞∑
n=−∞
x[n]e−j2pifˆn (−0.5 < fˆ < 0.5) (3.1)
In this equation, the frequency value, fˆ , is limited from -0.5 to 0.5 due to the
aliasing effect of the sampling operation.
3.2 Discrete Fourier Transform
In the case of DTFT, we see that the required number of time domain samples is
infinite and the frequency value is represented in the continuous domain. These
are the reasons why it cannot be used in digital signal processing where the signal
is handled with finite number of samples in discrete domain. Discrete Fourier
transform (DFT) solves these issues by limiting the infinite-length signal to finite
one and representing the frequency in discrete values. The equation of DFT is
shown in Eq. 3.2.
yk[n] =
N−1∑
m=0
x[n+m]e−j
2pi
N
km k ∈ [0 : N − 1] (3.2)
In this equation, the number of samples is limited to N and the frequency domain
is represented with the discrete step, N/k, unlike the DTFT. Also, the output
signal, yk[n], consists of two variables, n and k.
15
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Figure 3.1: DFT as a filter bank
3.3 Discrete Fourier Transform as A Filter Bank
The DFT equation in Eq. 3.2 can change to Eq. 3.3.
yk[n] =
0∑
m=−N+1
x[n−m]ej 2piN km = x[n] ∗ hk[n]
hk[n] = e
j 2pi
N
kn n ∈ [−N + 1 : 0]
(3.3)
In this equation, the output means the convolution between the input signal, x[n],
and finite impulse response (FIR) coefficients, h[n]. The transfer function of the
16
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Figure 3.2: Direct implementation of DFT
coefficients is shown in the Eq. 3.4.
Hk(fˆ) =
0∑
n=−N+1
ej
2pi
N
kne−j2pifˆn =
0∑
n=−N+1
e−j2pi(fˆ−
k
N
)n (3.4)
This equation shows that the transfer function is a Sinc function with the length-
N rectangular window coefficients and the center frequency shifts by k/N , which
means that DFT can be employed as a filter bank with different center frequencies
for the channelization of wideband signals. Fig. 3.1 shows an example using a 4-
channel DFT for the filter bank.
3.4 Implementation of DFT
A naive implementation of DFT can be performed by simply using the same coef-
ficients with different phase rotation steps per channel for the equally distributed
center frequencies as shown in Fig. 3.2 where φ is ej
2pi
N . In other ways, DFT can
17
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Figure 3.3: Transformation of DFT using decimation-in-time algorithm
be designed using a fast Fourier transform (FFT) algorithm [10] for more efficient
structure.
3.4.1 Decimation-in-Time FFT
The Eq. 3.2 can be partitioned into two parts, even and odd number summation,
and this transformed equation can be applied for k + N/2 channel as shown in
Eq. 3.5.
yk[n] =
even∑
m=0
x[n+m]φ−km +
odd∑
m=1
x[n+m]φ−km
=
N/2−1∑
m=0
x[n+ 2m]φ−2km + φ−k ·
N/2−1∑
m=0
x[n+ 2m+ 1]φ−2km
yk+N
2
[n] =
N/2−1∑
m=0
x[n+ 2m]φ−2km − φ−k ·
N/2−1∑
m=0
x[n+ 2m+ 1]φ−2km
(3.5)
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As shown in this equation, the representation of k and k +N/2 channels are the
same only except for the middle sign. This means that the two channels can be
generated by sharing some computations. This process is shown in the Fig. 3.3 for
a 4-channel DFT as an example. This transformation with partition and sharing
can continue until it will have log2N stage where N is the number of total channel.
Fig. 3.4 shows the 8-point FFT using a DIT (decimation in time) structure as an
example. This radix-2 structure consists of 3 stages and each stage generates
zeros at different frequencies. Fig. 3.5 shows the zeros generated by each of the
stages. With these zeros, the radix-2 FFT structure operates like log2N -stage
filter.
3.4.2 Decimation-in-Frequency FFT
The expression of DFT in Eq. 3.2 is partitioned into two parts in a similar way
like DIT FFT, but in the case of decimation-in-frequency (DIF), it is separated
with first and second halves as shown in Eq. 3.6.
yk[n] =
N/2−1∑
m=0
x[n+m]φ−km +
N−1∑
m=N/2
x[n+m]φ−km
=
N/2−1∑
m=0
x[n+m]φ−km + φ−
N
2
k ·
N/2−1∑
m=0
x[n+m+N/2]φ−km
(3.6)
This transformed equation can be represented for even and odd number channels,
respectively. As shown in the Eq. 3.7, the N-point DFT for the even number
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channel is identical with N/2-point DFT with a new input (x[n+m] + x[n+m+
N/2]). For the odd number channel, it is also same as N/2 DFT, but the middle
sign of the new input is minus and a phase term is multiplied φ−m.
y2k[n] =
N/2−1∑
m=0
(
x[n+m] + x[n+m+
N
2
]
)
· φ−2km
y2k+1[n] =
N/2−1∑
m=0
(
x[n+m]− x[n+m+ N
2
]
)
· φ−2km · φ−m
(3.7)
Using this property, 8-channel FFT can be built with two 4-point FFTs
and the preceding computation with summation and phase operation as shown in
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Figure 3.7: Decimation in time FFT
Fig. 3.6. This reconstruction using half-point FFTs can continue until it will have
log2N stage like DIT FFT. Fig. 3.7 shows the 8-channel radix-2 DIF FFT. The
zeros generated by the each of the stage are the same as the DIT case shown in
Fig. 3.5.
Chapter 4
Analog-FFT Based Hybrid Filter
Bank Channelizer
4.1 Hybrid Filter Bank Channelizer
The hybrid filter bank [11] based channelizer shown in Fig. 4.1 processes the wide-
band input signal with the same manner of typical filter bank based systems where
the input signal is channelized by the filter banks with different center frequen-
cies. In the hybrid filter bank structure, the input signal is separated into the
subband by the analysis filters and down-sampled by M (the number of subband)
for a frequency translation to DC. Then, the subband processing is performed for
the signals in each channel. In our application, the subband processing includes
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Figure 4.1: Hybrid filter bank based channelizer
VGA, ADC, and inverse-VGA. Finally, the digitized signals are reconstructed to
the original one with the up-sampling and synthesis filters. This hybrid filter
bank approach of channelization and reconstruction allows us to digitize signals
with large bandwidth using multiple lower speed ADCs not unlike what is possible
with time-interleaved ADCs. However, the reduction in the number of carriers per
channel (resulting in reduced PAPR) and the associated increased pre-ADC gain
by filtering out the blockers and signals in other channels reduces the effective
quantization noise (Q-noise) power contributed by the sub-ADCs so as to relax
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their dynamic range requirements [12]. The reduction in Q-noise and the resulting
reduced dynamic range requirements for the sub-ADCs is shared by all channels.
This technique, pre-filtering before ADC and reconstruction in digital domain to
enhance the dynamic range, is similar with [13]. However, the operation is limited
to one channel and the speed requirement of ADC remains the same unlike our
proposed scheme.
4.2 Analog-FFT Based Channelizer
Fig. 4.2 shows the block diagram of the proposed channelization system. The
proposed system consists of an 8-channel A-FFT for the channelization filter bank,
a VGA bank and an ADC bank in the analog domain. In the digital domain, there
are an inverse-VGA bank for amplitude recovery, up-sampling blocks, calibration
block and an 8-channel inverse FFT (I-FFT) for reconstruction of the original
signal.
4.2.1 Mathematical Description
In this section, the operation of the proposed structure is explained mathemati-
cally with brief equations. Detailed derivations for the equations of this section
are provided in the Appendix to improve the readability of the paper.
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The differential I/Q (±Re/±Im) input signal, x[n] in Fig. 4.2, is sampled and
applied to A-FFT with 8-tap rectangular window coefficients. The output signal
of each channel is represented by Eq. 4.1, where k ∈ [1 : 8] is the channel number
and n is the discrete time index, respectively. In Eq. 4.1, the FFT coefficients are
normalized by 8 to maintain unity gain of each channel.
yk[n] =
1
8
7∑
m=0
x[n+m]e−j
2pi
8
(k−1)m, n ∈ [−∞ :∞] (4.1)
The frequency domain transfer function of each channel, Hk(f), is represented by
Eq. 4.2 where the frequency is limited from −fs/2 to fs/2 due to the sampling
operation. Each channel has a Sinc transfer function with different center fre-
quencies as shown in Fig. 4.3. These transfer functions place a notch at the center
frequency of the other channels resulting in high channel selectivity.
Hk(f) =
1
8
7∑
m=0
e−j2pi(−
f
fs
+ k−1
8 )m − fs
2
≤ f ≤ fs
2
(4.2)
After channelization, the sampling frequency of each channel is decimated by 8,
so as to fold each of the channels to DC, which enables the use of low speed VGAs
and ADCs. Even though the signal is down-sampled, there is no information loss
due to the complex filtering (A-FFT) that precedes down sampling and due to
the orthogonal relationship between the channels. The down-sampling operation
is followed by a bank of VGAs to amplify the channelized signals to the maximum
signal range of the ADC. This operation enables even small signals to be digitized
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with the full ADC dynamic range without worrying about signal saturation that
may have resulted from a large signal in the sub-channel. After A/D conversion,
the amplitude of each signal is recovered by the inverse VGA bank and upsampled
by 8 with zero-order hold. The upsampled signals are processed by the I-FFT and
the original signal is reconstructed at full rate, fs. The reconstructed signal in
time domain is shown in Eq. 4.3 where qk[n] and ak are the Q-noise and VGA
gain of each channel.
r[n] = x[n] +
8∑
k=1
7∑
l=0
∞∑
p=−∞
qk[p]
ak
δ[n− l − 8p]ej 2pi8 (k−1)n (4.3)
Qtotal(f) =
8∑
k=1
{
qk,up(f)
ak
·Hq,k(f)
}
qk,up(f) =
∞∑
n=−∞
qk[n]e
−j2pip 8f
fs
Hq,k(f) =
7∑
l=0
e−j2pi(
f
fs
− k−1
8 )l
σ2 {qk,up[n]} = σ
2 {qk[n]}
8
(4.4)
The second term on the RHS of Eq. 4.3 represents the total Q-noise after recon-
struction and it can be expressed in the frequency domain as shown in Eq. 4.4,
where qk,up is the 8-times upsampled Q-noise with zero insertions for each channel
so that the average power decreases by 8 after upsample.
As can be seen, the magnitude of the transfer function for the Q-noise of each
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channel, Hq,k(f) in Eq. 4.4, is the same as that for Eq. 4.2 except for the constant
value of 1/8. That is to say that the Q-noise for each channel is also shaped by
the Sinc function just as the channelized input signal. This Q-noise shaping per
channel reduces the impact of Q-noise that is folded over from other channels
due to the Sinc notch at the center of the channels. In Fig. 4.4, we illustrate
this proposed process with two channel signals. The signal flow is from top to
the bottom. The input signal at the top of Fig. 4.4 has smaller signal in Ch. 6
area and larger signal in Ch. 4 area. The impact of the A-FFT on the signal is
shown in the second row only for Ch.4 (left) and for Ch.6 (right). In particular,
while viewing Ch.4 figure, we note the Sinc notch at the center of Ch.6 area and
vice versa for Ch.6. Since the signal is larger in Ch.4, the VGA gain of Ch.4 is
smaller, so the inverse VGA gain is also going to be smaller. For simplicity let
us assume that the VGA gain and inverse VGA for Ch.4 is one. For Ch.6, the
signal is smaller so the VGA gain and inverse VGA gain is larger, i.e., the Q-noise
after inverse VGA is reduced as can be seen (4th row). In the final reconstructed
output signal shown on the bottom, we note that the Q-noise at the center of
Ch.6 area is lower than that of Ch.4 area.
Unlike a conventional single ADC, the Q-noise is not white and is affected
by the input signal level in each channel. For comparison with a conventional
single ADC, the Q-noise power floor at the center of each channel (e.g., PQ,4 in
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Figure 4.4: Channelization process of 2-channel input signals
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the bottom figure of Fig. 4.4) is derived in Eq.(5). The amount is smaller by a2k/8
in comparison with that of a conventional single ADC (PQ,conv). In the Eq. 4.5,
the constant value inside the square term, 8, comes from the gain at the center
frequency of each channel due to the Q-noise shaping (Hq,k(f) in Eq. 4.4), and the
negligible effect of other channel’s Q-noise is ignored due to the Sinc notch in the
derivation. This result shows that the Q-noise floor of the signal in each channel
is reduced by channelization of A-FFT and amplification of VGA, but the effect
is more significant for smaller signals due to the larger VGA gain. Even though
the Q-noise of large signal might increase due to the small VGA gain (e.g., ak =
1), this is not critical for the system because the SNR of large signal is enough.
PQ,k =
(
8σ {qk,up[n]}
ak
)2
/fs =
8PQ,conv
a2k
PQ,conv =
σ2 {qk[n]}
fs
(4.5)
4.2.2 Simulation results for a multi-tone input signal
To further understand the benefit of the proposed architecture we illustrate the
simulation results for a multi-carrier broadband signal. In Fig. 4.5 and 4.6, we
compare the performance for a pair of I/Q ADCs with the proposed 8-channel
A-FFT based channelizer. For both cases, the figures were drawn using an 8192-
point FFT and single sinusoidal signal with amplitude 1 is referred as 0dB. For this
simulation a total of eight (one per channel) 20MHz-wide 16-QAM modulation
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signals are used. Additionally, seven of the signals are assumed to have similar
and larger amplitude, and one of the signals has amplitude that is 50dB smaller.
The total signal shows 12dB PAPR. When the amplitude of the input signal
is normalized to 1, the peak signal power level is about -43dBFs/Sample (3 −
12− 10log(8192× 20M × 7÷ 450M)) considering 3dB PAPR of single sinusoidal
signal, total 8192 samples, and the negligible power contribution of one tone with
-50dB smaller amplitude. Fig. 4.5 shows the simulation results for the I/Q pair of
ADCs. Each of the ADCs has 8bit resolution and operates at 450MS/s. Fig. 4.6
shows the result of the proposed architecture where we use 8 pairs of I/Q ADCs
each operating at 56.25MS/s instead of a single I/Q pair of ADCs at full rate.
For this simulation, we assume that the VGAs have a maximum gain of 32. In
Fig. 4.5, we see that the noise floor is at -89dB (6.02× 8 + 1.76 + 10log(8192)) as
expected. Additionally, the small signal in the 6th channel is completely lost here.
In Fig. 4.6, we note that after A/D conversion with the proposed channelization
scheme, the average noise floor for both the large and small signals is lower than
for the case of Fig. 4.5. In particular, the noise floor close to the large signal
is 51dB below the peak signal amplitude resulting in a 5dB improvement in Q-
noise floor. This improvement is due to decreased PAPR after channelization.
For the small signal, the noise floor is 64dB below the peak signal amplitude and
results in an 18dB improvement. For this channelizer, the smaller signal shows
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more improvement than the larger signal by 13dB. This is because the VGA gain
of the small signal’s channel is higher than the gain of other channels. This is
the primary benefit of the channelization process, i.e., the Q-noise around small
signals is lower. However, it should be noted that if the small and large signal
are very close to each other in the same channel then the performance degrades
as they both see the same VGA gain. This problem can be solved by increasing
the number of channels at the cost of increased complexity.
4.3 Circuit Implementation
4.3.1 Analog-FFT
For the proposed channelization filter bank, a decimation-in-time 8-point A-FFT
was designed using charge re-use techniques for low power consumption [14]. In
this structure, signal processing is performed via passive operations (charge shar-
ing, charge stealing, and wire-swapping) in discrete time domain. This passive
scheme ensures high speed, high linearity and low power consumption. Addition-
ally, these simple switch-based operations improve with technology scaling.
The trellis structure for the A-FFT and its clock sequence are shown in the
Fig. 4.7. On each sampling clock, the input signal is sampled on a set of 8 capac-
itors (2 copies each of the pseudo-differential, complex inputs) for the butterfly
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operation, and a total of 64 capacitors (each 500fF) and sampling switches are
used for this 8-point FFT operation where each sampling switch is implemented
using the bootstrap technique [15] for high linearity. The sampled inputs are pro-
cessed by a 3 stage charge sharing operation. Considering the passive switching
operation, the second stage is scaled by 1/
√
2 and this results in 3dB gain re-
duction. The necessary switches for the 3 stages are shown in Fig. 4.8. Addition
is implemented using a charge sharing operation between two sampling capaci-
tors. For the addition-and-multiplication operation, an additional non-charged
capacitor is used to steal charge and reduce the voltage. Recall we are always
multiplying with a value less than unity while calculating an FFT [14]. The value
for the stealing capacitance is set as CS(2
√
2− 2) considering the scaling factor of
the 2nd stage. For “negate” and “multiply by j” operations, signal lines are just
swapped. Complex multiplication, ×(1− j)/2, is implemented via charge sharing
between real and imaginary parts as shown in Eq. 4.6.
1
2
(X3,Re + jX3,Im)(1− j)
=
1
2
(X3,Re +X3,Im) + j
1
2
(−X3,Re +X3,Im)
(4.6)
In this proposed A-FFT implementation, addition and complex multiplication
operations in the 2nd stage are performed during two clock phases. Compared with
the previous structure in Fig. 4.9 [14] which implemented it in 1 clock phase, the
number of sampling capacitors is reduced by half and the corresponding dynamic
35
X8
X8
X8
X8
X8
X8
X8
x[n]
ɸs0 
ɸs4 
ɸs2 
ɸs6
ɸs1 
ɸs5 
ɸs3 
ɸs7 
y[n]
y4[n]
y1[n]
y5[n]
y2[n]
y6[n]
y3[n]
y7[n]
-1
-1
-1
-1
-1
-1
-1
-1-1
-1
-1
-1
-j
-j
-j-j
8
X4 = (X1+X2) (0.25-j0.25)
X1
X2
X4
X8
X4 X4 X4
Sampling: ɸs Stage1: ɸp1 Stage2: ɸp2 (ɸp2a, ɸp2b) Stage3: ɸp3
ɸp2a
ɸp2b
ɸs0 ɸs1 ɸs7 ɸs2 ɸp1 ɸp2a ɸp2b ɸp3 
ɸp2 
ɸp1 ɸp2 ɸp3
Scaling factor k=1 k=1/  2 k=1
X3
Figure 4.7: Trellis structure for the 8-point A-FFT and the necessary clock se-
quence
-j-1
Re+
Re-
Im+
Im-
Re+
Re-
Im+
Im-
Re+
Re-
Im+
Im-
Re+
Re-
Im+
Im-
Re+
Re+
Im+
Im+
Re-
Re-
Im-
Im-
Re+
Re-
Im+
Im-
Re+
Re-
Im+
Im-
V2V1
CsCs
V1 V2
Cs CsCα 
Addition
Addition & 
Multiplication
Negate Multiply by ‘j’
Complex 
Multiplication
Figure 4.8: A-FFT math operations and circuit realizations
36
X1,Re+
X1,Re-
X1,Im+
X1,Im-
X1,Re+
X1,Re-
X1,Im+
X1,Im-
X2,Re+
X2,Re-
X2,Im+
X2,Im-
X2,Re+
X2,Re-
X2,Im+
X2,Im-
X4,Re+
X4,Re+
X4,Re+
X4,Re+
X4,Im+
X4,Im+
X4,Im+
X4,Im+
X4,Re-
X4,Re-
X4,Re-
X4,Re-
X4,Im-
X4,Im-
X4,Im-
X4,Im-
(1)
(2)
(3)
(4)
   X4 = (X1+X2)·(1-1j)/4
      X4,Re+ = (X1,Re++X1,Im++X2,Re++X2,Im+)/4 ··(1)
      X4,Im+ = (X1,Re-+X1,Im++X2,Re-+X2,Im+)/4 ···(2)
      X4,Re- = (X1,Re-+X1,Im-+X2,Re-+X2,Im-)/4 ····(3)   
      X4,Im- = (X1,Re++X1,Im-+X2,Re++X2,Im-)/4 ···(4)
Figure 4.9: Previous complex multiplication
power consumption and routing complexity also decrease by half as shown in
Fig 4.10.
In the passive switching operation, the noise performance is dominated by
kT/C sampling noise. The total output noise of A-FFT can be calculated by
considering the amount of noise from each stage and the corresponding noise
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Stage Vn
2 Av
2 Pn,out
Sampling
1st
2nd
3rd 1
Total
Table 4.1: Noise of 8-channel A-FFT
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gain. Table 4.1 shows the noise contribution of each stage for a single-ended. As
shown in the table, the noise from the last stage affects most and the total output
noise is determined by the sampling capacitance.
In this A-FFT, the signal information is stored as a charge in the sampling ca-
pacitor. This means that the mismatch between the sampling capacitance causes a
computation error. To reduce the capacitance mismatch, the layout of the A-FFT
was done symmetrically and it is shown in Fig. 4.11.
4.3.2 VGA and ADC
The circuit diagram for the inverter-based single-ended VGA is shown in Fig. 4.12(a) [16].
The OTA in the feedback loop forces the amplitude of the output to be the same as
the input voltage, canceling out the nonlinear currents produced by the inverters.
Compared with a typical capacitive feedback circuit, it reduces the loading effect
caused by the output impedance of the previous stage. For our first prototype,
used to validate the proposed channelization approach, only two gains (1 and 4)
were used for the VGA. The gain is controlled by the ratio of inverters. The VDD
for the unused inverters are disconnected to reduce power consumption. The cir-
cuit diagram for the single-ended 9-bits sub-ADC is shown in Fig. 4.12(b). In
this ADC, the sampling capacitor is separated from the capacitive DAC array by
performing the input and DAC reference subtraction in the current domain rather
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than as done traditionally in the charge domain. This allows for a extremely small
input capacitance [17]. In our structure, 137fF was used for input capacitor.
4.3.3 Overall Structure
For continuous operation, the proposed A-FFT needs to be time-interleaved con-
sidering it requires 12 clock phases for one conversion. In the overall structure, a
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Figure 4.13: Timing and clock sequence for the overall structure
total of 3 copies of the A-FFT were time-interleaved to mitigate the settling time
requirement of the VGA as well as for continuous operation, and a total of 48 dif-
ferential VGAs and ADCs (3 copies of 8 channels, I/Q signals) were implemented
in the analog domain as shown in Fig. 4.2. In the digital domain, 48 I-VGAs, a
calibration block for offset error correction, and an I-FFT block were implemented
for reconstruction of the original signal. To handle the large PAPR of wideband
signals, the A-FFT was implemented with 1.8V I/O devices. All other blocks were
designed with 0.9V normal devices. The clock signals of the 3-time-interleaved
structure for continuous operation were implemented using a ring counter and the
overall timing sequence is shown in Fig. 4.13.
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4.4 Measurement Results
The A-FFT based hybrid filter bank (A-FFT, state machine, VGA, ADC, I-FFT,
correction) was implemented in TSMC’s 40nm GP process and its micrograph
is shown in Fig. 5.24. The analog part of the hybrid filter bank with A-FFT,
state machine, VGAs, and ADCs occupies 1.3 mm2. The area for the digital
part including memory for measurement as well as I-VGA, calibration and I-FFT
blocks is 0.39 mm2. In this implementation, the digital portion was bundled with
other functions which are not discussed here [18].
Due to the limited number of I/O pins and the speed of operation and to aid
with measurement, 8M bytes SRAM was implemented as temporary storage. The
output data from the hybrid bank front-end are written into the memory, and
then this data are read from memory at a lower rate. The test setup is shown in
Fig. 4.15. For the generation of differential I/Q input signals, an 8-bit resolution
arbitrary waveform generator (Tek AWG 7122B) was employed and the overall
chip was controlled using Labview (NI 6583R). For testing purpose, the memory
was designed to read and store the individual channel outputs right after the
calibration block or the final reconstructed output after the I-FFT.
The measured frequency responses (
√
Re2 + Im2) for the 8 channels at 450MS/s
are plotted in Fig. 4.16. The measurement results show the Sinc transfer function
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for each of the channels with different center frequencies as expected. Fig. 4.17
shows the average rejection ratio,1 SFDR,2 and SNDR3 for 1 tone on-bin input
signal. The results include the non-idealities of the 8-bit resolution AWG input,
VGA, ADC, and random sampling jitter. The SNDR results provide 7-8 bit of
spectrum sensing resolution. We suspect a large part of this limitation is due the
finite 8-bit resolution of the AWG input. The average rejection ratio, SFDR and
SNDR are 51dB, 40dB and 46dB, respectively, for the 450MHz signal bandwidth.
Before the channelization, the input signal consists of several multi-band sig-
nals. Therefore, it can have a large signal range and the A-FFT should provide
a large linearity enough to process the signal. To check this performance, IIP3
was measured using 20 kHz-spacing two tone signals on channel 2. The result is
shown in Fig. 4.18. The result shows a 26.6 dBm IIP3. This large linearity result
is from the passive switching operation. In the figure, the small gain is due to the
effect of an output buffer only for testing.
To validate the benefits of channelization, a two-tone input signal with 40dB
amplitude difference was applied. The large tone is 1.584Vpp,diff at 1MHz and
small one has 15.84mVpp,diff at -224.95MHz. The frequencies of the large and
1 Averaged rejection ratio for a 1-tone test is calculated as the dB-scale average value of the
difference between a full-scale on-bin signal and the 7 off-bin outputs
2 SFDR is calculated as the difference between a full-scale on-bin signal and the largest
off-bin output.
3 SNDR = 20× log10
(√ ∑8
k=1 V
2
ideal(k)
1
8
∑8
k=1{Vmeas(k)−V ideal(k)}2
)
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Figure 4.16: The measured frequency response for the individual A-FFT channels
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Figure 4.17: Average rejection ratio, SFDR, and SNDR for 1 tone on-bin signal
small signals are located around Ch.1 area (DC) and Ch.5 area (450MHz/2) with
some offset frequency (1MHz and 50kHz for large and small signal, respectively).
The offset frequency is added to distinguish them after channelization. Fig. 4.19
shows the time domain plot of the input and measured output signals. In this
figure, only the in-phase signal is shown for clarity and the output signal is the
result before I-FFT. In the time domain, the small tone with higher frequency
behaves like noise for the input signal as seen the top graph of Fig. 4.19. After
channelization, the large and small signals are separated into Ch.1 and Ch.5, and
are down-sampled by 8. Through this down-sampling operation, the sampling
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Figure 4.18: IIP3 of 8-channel A-FFT
frequency, 450 MS/s, is reduced to 56.25 MS/s and the small signal at -224.95
MHz is aliased to 50kHz. Note that the y-axis for the time domain output signal
(bottom two plots) for the Ch.1 and Ch.5 are different for clarity purposes. Recall
that the Ch.5 signal is 40dB smaller than the signal in Ch.1.
For the frequency domain plot in Fig. 4.20, a Pwelch function with 8192-length
Hamming window was employed. For Ch.1, the measured averaged noise floor is
-85.7 dBFS/Sample and the SNDR is 40 dB (6.4 bit). This performance degrada-
tion from the measurement result of single ADC, 8.5 bit ENOB, is mostly likely
caused by the non-idealities of the VGA (1.1 bit loss from signal swing limitation
and an additional 1 bit loss due to the non-linear gain and the gate leakage). On
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Ch.5, the large signal is attenuated to -62.8 dBFS by the channelization effect and
the measured noise floor is -97.1 dBFS/Sample. This is a 11.4 dB improvement
due to the gain of the VGA before the ADC. The 0.64 dB mismatch from the
ideal 12 dB (gain 4) improvement is caused by non-perfect gain recovery. The
two tones at ± 18.75 MHz are due to the error caused by mismatch between 3
time-interleaving structure and the amplitudes are -67 dBFS.
For the reconstruction of original input signal, an I-FFT operation was per-
formed off-chip due to limited signal access (insufficient number of pins for NI
6583R to access and control the memory). The output spectrum after I-FFT is
shown in Fig. 4.21. After reconstruction, the signals on each channel move to
their original frequencies and the Q-noise is now Sinc shaped after the I-FFT.
Due to the different VGA gains, each channel has a different Q-noise floor. The
Q-noise power floor at the center frequency of each channel increases 8 times
(9.03dB) after I-FFT as shown in Eq. 4.5, so large and small signals have Q-noise
floors of -76.7 dBFS/Sample and -88.2 dBFS/Sample, respectively. The largest
harmonic tone after reconstruction is on Ch. 8 (at -56.25MHz) and it is due to
non-perfect reconstruction caused by the capacitor mismatch in the A-FFT. The
Q-noise is largest close to the largest signal and smaller close to the smaller signal.
This is because the VGA and I-VGA gains in the channel of a large signal are
small resulting is very little suppression of the Q-noise while for the channel that
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has small signal, the VGA and I-VGA gains are large resulting is lowered Q-noise.
This colored Q-noise property for the hybrid filter bank makes it particularly
useful for wideband signals. The Q-noise floor of single ADC with VGA gain of
1 in this system is -85.7 dBFS/Sample (Fig. 4.20) and this result would be the
same for small signals as well as for large signals in wideband system because both
signals see the same gain. In comparison, for the proposed system the Q-noise
improves for the small signal by 2.5 dB (-85.7dBFS/Sample + 88.2dBFS/Sample).
This result corresponds well with the expected value from Eq. 4.5. The mismatch
from the ideal value of 3dB is caused by non-perfect VGA gain recovery. The
Q-noise floor improvement of this prototype is 3dB and is only limited by the
VGA gain. Increasing the total VGA gain and the number of VGA gain steps will
increase the amount of improvement.
The total power consumption for this design is 90.4mW. The 3 copies of the
A-FFT and state machine consume 14.4mW, and the 48 copies of the VGA and
the ADC consume 30mW and 40mW, respectively. Power consumption for the
digital part is 6mW.
Table 4.2 shows the performance summary for the proposed system. The
proposed system achieves low power performance for 8 channel I/Q signals through
a power efficient A-FFT with passive charge mode operation. As far as we are
aware, this system is the first full implementation of hybrid filter bank based
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Figure 4.21: Frequency domain plot of the reconstructed output signal after I-FFT
channelizer system.
4.5 Conclusion
In this chapter, a prototype A-FFT based hybrid filter bank channelizer was
demonstrated in 40nm CMOS process. This is the first fully integrated imple-
mentation of the system based on hybrid filter bank structure. For the A-FFT, a
new switching technique was proposed for complex multiplication and this reduces
the number of sampling capacitors and corresponding dynamic power consump-
tion for the A-FFT by half. Due to the low power characteristic of charge mode
53
Small signal
Noise floor: 
-88.2 dBFS/Sample 
@-224.95MHz
-200 -100 0 100
-100
-80
-60
-40
-20
0
Freq. (MHz)
A
m
p
li
tu
d
e 
(d
B
)
Large signal
Noise floor: 
-76.7 dBFS/Sample 
@1MHz
Harmonic: 
-55.7dB 
Averaged 
noise floor
Fig. 17: Frequency domain plot of the reconstructed output signal after I-FFT
between 3 time-interleaving structure and the amplitudes are
-67 dBFS.
For the reconstruction of original input signal, an I-FFT
operation was performed off-chip due to limited signal access
(insufficient number of pins for NI 6583R to access and control
the memory). The output spectrum after I-FFT is shown in
Fig. 17. After reconstruction, the signals on each channel
move to their original frequencies and the Q-noise is now
Sinc shaped after the I-FFT. Due to the different VGA gains,
each channel has a different Q-noise floor. The Q-noise power
floor at the center frequency of each channel increases 8 times
(9.03dB) after I-FFT as shown in Eq.(5), so large and small
signals have Q-noise floors of -76.7 dBFS/Sample and -88.2
dBFS/Sample, respectively. The largest harmonic tone after
reconstruction is on Ch. 8 (at -56.25MHz) and it is due to
non-perfect reconstruction caused by the capacitor mismatch
in the A-FFT. The Q-noise is largest close to the largest signal
and smaller close to the smaller signal. This is because the
VGA and I-VGA gains in the channel of a large signal are
small resulting is very little suppression of the Q-noise while
for the channel that has small signal, the VGA and I-VGA
gains are large resulting is lowered Q-noise.
This colored Q-noise property for the hybrid filter bank
makes it particularly useful for wideband signals. The Q-noise
floor of single ADC with VGA gain of 1 in this system is -85.7
dBFS/Sample (Fig. 16) and this result would be the same for
small signals as well as for large signals in wideband system
because both signals see the same gain. In comparison, for the
proposed system the Q-noise improves for the small signal by
2.5 dB (-85.7dBFS/Sample + 88.2dBFS/Sample). This result
corresponds well with the expected value from Eq.(5). The
mismatch from the ideal value of 3dB is caused by non-
perfect VGA gain recovery. The Q-noise floor improvement
of this prototype is 3dB and is only limited by the VGA gain.
Increasing the total VGA gain and the number of VGA gain
steps will increase the amount of improvement.
The total power consumption for this design is 90.4mW. The
3 copies of the A-FFT and state machine consumes 14.4mW,
and the 48 copies of the VGA and the ADC consume 30mW
TABLE I: Summary of performance
Technology 40 nm
Area 0.39 mm2
Domain of signal Charge
Supply voltage 1.8 V∗, 0.9 V∗∗
Number of channel 8 (Complex)
Total Power consumption 90.4 mW
Signal BW 450 MHz
Channel BW 56.25 MHz
Power consumption per channel 11.3 mW
Maximum gain of VGA 4
ENOB 6.4 bit (gain 1 mode)
Q-noise improvement 2.5 dB
*A-FFT **VGA, ADC, Digital parts
and 40mW, respectively. Power consumption for the digital
part is 6mW.
Table I shows the performance summary for the proposed
system. The proposed system achieves low power performance
for 8 channel I/Q signals through a power efficient A-FFT with
passive charge mode operation. As far as we are aware, this
system is the first full implementation of hybrid filter bank
based channelizer system.
V. CONCLUSION
In this paper, a prototype A-FFT based hybrid filter bank
channelizer was demonstrated in 40nm CMOS process. This is
the first fully integrated implementation of the system based on
hybrid filter bank structure. For the A-FFT, a new switching
technique was proposed for complex multiplication and this
reduces the number of sampling capacitors and corresponding
dynamic power consumption for the A-FFT by half. Due to
the low power characteristic of charge mode computations, the
overall structure shows highly power efficient channelization
performance. The channelizer improves the Q-noise for small
signals in presence of large in-band signals or blockers, and
therefore mitigates the ADC requirements for wideband signal.
This proposed system can be employed efficiently for wide-
band systems, particularly for next generation radio receivers
with carrier aggregation and multi-band operation.
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VI. APPENDIX
In this Appendix, the details of mathematical derivation for
the proposed system is provided. The input signal to the A-
FFT is channelized into 8 channels. In discrete time domain,
the output signal of each channel is represented by yk[n] of
Eq.(1). As shown in Eq.(7), the result of discrete time Fourier
transform (DTFT) of yk[n] is the multiplication of input signal
Table 4.2: Summary of performance
computations, the overall structure shows highly power efficient channelization
perf rmance. The channelizer improves the Q-noise for small signals in presence
of large in-band signals or blockers, and therefore mitigates the ADC require-
ments for wideband signal. This proposed system can be employed efficiently for
wideband systems, particularly for next generation radio receivers with carrier
aggregation and multi-band operation.
Chapter 5
Analog Polyphase-FFT Filter
Bank Channelizer
The filter bank based quantizer which was introduced in chapter 2 and 4 re-
duces the ADC dynamic range requirement via channelization and filtering out
of blockers and signals in other channels as well as the power consumption via
down-sampling for a frequency shift. However, a naive implementation of the
complex filter bank can still be power hungry. In chapter 4, the filter bank was
realized using a passive charge domain radix-2 analog-FFT (A-FFT) which was
extremely power efficient due to its zero static power consumption and efficient
FFT algorithm. Additionally, FFT channelization allowed for easy reconstruction
using an inverse FFT in the digital domain. However, the structure based on the
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simple rectangular window resulted in only -13dB side lobes and this limits the
out-of-band rejection performance. To mitigate this issue, a windowing-FFT can
be employed [19]; however, as is well known for windowing functions, it results in
a wider main-lobe width and limits the frequency selectivity [20].
In this chapter, we present a prototype analog polyphase-FFT filter bank de-
sign that solves these issues by using passive charge domain switched capacitors
for the channelization of wideband input signals. The proposed method achieves
narrower main-lobe width and lower side-lobe amplitudes with low power con-
sumption for multi-channel outputs. It also allows for the reconstruction of the
original input signal in the digital domain if necessary [21].
5.1 Understanding the Polyphase-FFT Filter Bank
Different forms of polyphase structures have been used for a myriad of applica-
tions. In [22, 23], continuous time RC polyphase circuits have been employed to
implement complex notch and band-pass filters, i.e., asymmetrical along the jω
axis, for low-IF receivers. In [24, 25, 26], multiple discrete time, i.e., with sample-
and-held values, switched-capacitor low-pass filters use polyphase clocks to realize
high-Q bandpass filters. In [27, 28], mixing-based N-path filters, i.e., with switch
time-constants larger than the clock period, using multiple clock phases have been
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developed to generate high-Q and clock-frequency-tunable bandpass filters at RF
frequencies. In both mixing-based and sample-and-held N-path filters [27], each
of the N paths operates at 1/N th of the overall frequency with resulting aliases
but at different phases. The final combination of the N paths cancels out all
others but one aliased signal remains. In all three of these polyphase structures,
ie., continuous time RC, sample-and-held N-path, and mixing-based N-path, the
focus has been on generating a single frequency output. Additionally, in both
N-path filter structures, sample-and-held N-path and mixing-based N-path, all
the N paths are identical with the main focus being on removing aliases. In the
polyphase-FFT structure we propose, we also rely on the multiple phase opera-
tion to remove aliases, however, our design generates multiple frequency outputs
simultaneously and each of the N path transfer functions are not identical. The
proposed discrete time design is also a sample-and-held design, i.e., there is com-
plete settling during each clock period and the overall design is programmable by
a single clock frequency. A number of advantages result from this structure as
will be discussed in the next few sections.
5.1.1 Window DFT as a Multi-Channel Filter Bank
The filter bank based quantizer in Fig. 2.6 consists of several copies of a single
channel. Each channel has a band-pass filter with different center frequencies and
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Figure 5.1: Bandpass filter and down-conversion
can be implemented using a FIR filter where the input signal is convolved with a
finite number of window coefficients, as shown in Fig. 5.1. Here, the length of the
window coefficients is N and the center frequency of the band-pass filter is fs/N .
The band-pass filter is constructed from a frequency-shifted low-pass filter, which
is generated by applying a phase rotation in discrete time-domain as shown in
Eq. 5.1.
F−1 {X(f − f0)} = x(n) · ej2pi
f0
fs
n (5.1)
The low-pass filter is defined by the window coefficients in time-domain, w[n],
and its frequency response is given by the Eq. 5.2 where the frequency is limited
from −fs/2 to fs/2 due to the sampling operation.
H(f) =
N−1∑
m=0
wme
−j2pi f
fs
m − fs
2
≤ f ≤ fs
2
(5.2)
A naive implementation of filter bank based quantizer can be performed by
simply using the same coefficients with different phase rotation steps per chan-
nel for the equally distributed center frequencies between −fs
2
to fs
2
, as shown
in Fig. 5.2. Alternately, a more efficient version can be designed as shown in
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Fig. 5.3. In this structure, the input signal is successively delayed, and then the
window coefficients are processed in parallel. The operations of phase rotation
and summation are performed at the end of the system while it was done sepa-
rately for each channel in the previous one. The phase rotation and summation
in Fig. 5.3 is equivalent to the discrete Fourier transform (DFT) and the whole
structure is called a window DFT. After the DFT operation, the N outputs are
down-sampled by N for a down-conversion to DC. The output of each channel
yk[n], is represented in Eq. 5.3, where k ∈ [0 : N − 1] is the channel number.
yk[n] =
N−1∑
m=0
wm · x[Nn+m]e−j 2piN km, n ∈ [−∞ :∞] (5.3)
This window DFT has been used extensively to process signals in the frequency
domain and is efficiently implemented using the FFT algorithm which provides
low complexity and low power consumption through the sharing of computations.
However, this structure has a limitation that the number of window coefficients
is equal to the number of output channels. For this limited window length, the
coefficients values can be traded-off between the main-lobe width (frequency selec-
tivity) and side-lobe amplitudes (signal leakage, out-of-band rejection). Fig. 5.4
compares the impact of different window functions of the same length. The rect-
angular window has the narrowest main-lobe width but the highest side-lobes. To
break this trade-off, the length of the window function needs to be increased, but
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this is not possible in a standard FFT structure without increasing the number
of channels.
5.1.2 Constructing a Polyphase-FFT Filter Bank
The polyphase-FFT filter bank has been employed in digital applications because
it is computationally efficient [29], can have an arbitrary effective window length
and can break the innate trade-off between selectivity and signal leakage in a
standard FFT [30, 31]. In this subsection, the structure of the polyphase-FFT
filter bank for multi-channel is derived from a simple single channel FIR filter
to explain how the polyphase window coefficients and FFT together generate a
multi-channel filter bank with different center frequencies.
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The Fig. 5.5 shows a frequency-shifted FIR filter where the number of win-
dow coefficients, M , is larger than the down-sampling ratio, N . The frequency
translated window coefficients can be partitioned into N channels as shown in
Fig. 5.6. Here, in each channel, zeros are inserted and the input signal is suc-
cessively delayed to compensate for the time offsets. An important property of
this structure is that the phase values for the frequency shift in each channel have
the same values due to the periodicity of φ (φN = 1). Using this property, the
common phase values can be processed by one multiplication step at the end of
each channel. The zeros of each channel can also be eliminated by performing the
down-sampling operation prior to the window coefficients as shown in Fig. 5.7.
This property is known as the noble identity [32], which shows that the replace-
ment generates the same output as shown in Eq. 5.4. Or more precisely, the noble
identity states concisely that “The output from a filter H(ZN) followed by a N-
to-1 down sampler is identical to an N-to-1 down sampler followed by the filter
H(Z) [30].”
Y (f) = W (f)
1
N
N−1∑
k=0
X(e−j
2pi
N
kej
2pif
Nfs ) − fs
2
≤ f ≤ fs
2
(5.4)
Then, the structure can be changed to that shown in Fig. 5.8. In this
structure, the center frequency of the FIR filter efficiently changes due to the
common phase operation per channel and the operating frequency of each channel
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Figure 5.7: Noble identity
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is reduced by N . This technique can be applied to other center frequencies at
k · (fs/N) where N is the total number of channels and k ∈ [0 : N-1]. Fig. 5.9
shows the structure that simultaneously generates the filter bank outputs at the
N separate center frequencies. In this structure, the outputs of the polyphase
window are added together with different phase rotation steps for each output like
a window DFT. This overall structure constructed of the polyphase window and
the DFT generates a filter bank with different center frequencies for multi-channel
outputs. This results in an extremely efficient design due to the sharing of the
computations like what is done in a window DFT, but it can have arbitrarily length
window coefficients. Additionally, as long as the window function tap weights are
symmetrical, it has a linear phase within the frequency band of interest like other
linear phase FIR filters.
5.1.3 Frequency and Phase Response of the Polyphase-
FFT Filter Bank
In Fig. 5.9, the down-sampled input signals and the window coefficients for each
channel (xk[n] and pk[n]) are convolved together and then the output, zk[n], can be
represented as a multiplication in the frequency domain, as shown in Eq. 5.5. Note,
that in this equation, the phases of the down-sampled input signals, Xk(f), and
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those for the window coefficients, Pk(f), in each channel are opposite, because as
the channel number, k, increases, the input signal is further delayed as we proceed
through the window coefficients.
Zk(f) = Xk(f) · Pk(f), k ∈ [0 : N − 1]
Xk(f) =
1
N
N−1∑
m=0
∞∑
n=−∞
x[n]e−j
2pin
fs
(f−mfs
N
)ej
2pi
N
mk · e−j 2pifkfs
Pk(f) =
1
N
N−1∑
l=0
∞∑
q=−∞
w[q]e−j
2piq
fs
(f− lfs
N
)e−j
2pi
N
lk · ej 2pifkfs
(5.5)
After the polyphase window block, the DFT cancels any non-directional aliased
signals. The frequency response of the final DFT output is shown in Eq. 5.6. The
equation is identical to the discrete time Fourier transform of the signal which is a
convolution between the input signal and a frequency shifted FIR filter, and then
down-sampled by N.
Yk(f) =
∞∑
n=−∞
∞∑
τ=−∞
x[−τ + nN ]w[τ ]ej 2piN τke−j2pi ffs n k ∈ [0 : N − 1] (5.6)
Fig. 5.10 shows the frequency and phase responses at each stage of a simple
polyphase-FFT. For simplicity, the number of channels is 4 and the input signal
consists of 4 tones which are placed at the center frequency of each channel for
clarity. It is also assumed that the window coefficients are all ones (rectangular
window) and the total window length is the same as the number of channels, i.e.,
4. Additionally, at the beginning, it is assumed that the phases for all the tones
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Figure 5.10: Frequency and phase responses of the rectangular window polyphase-
FFT filter bank
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are aligned and at zero. As shown in the figure, after the delay operations, the
phases for each of the tones change differently because they are each located in the
different channels of the input band. For example, after the first delay, the phases
for each of the tones at 0, fs/4, fs/2, and 3fs/4 change by 0
◦, -90◦, 180◦, and
90◦, respectively. With this operation, the tone at the DC of the input band does
not change its phase for the different channels, but the phase of the tone at fs/4
becomes 0◦, -90◦, 180◦, and 90◦ as the channel number increases. After the delay
operation, the signal at each channel is down-sampled by 4 and all the 4 tones
are aliased onto f s/4. After the down-sampling operation, every tone is placed
at DC, but the phase relationship per channel for each tone is different and this
gives us the opportunity to cancel signals that are not aligned. For example, if
the outputs from all four rows are added directly with zero phase, then all others
are cancelled but the ‘red triangle’ signal at ‘0’ shows up at the output of the
top row, y0[n]. Likewise, for the signal at fs/4, the ‘blue square’ output of the
second row, y1[n], is generated by the output of the 1
st row, plus a 90◦ rotated
output of the 2nd row, plus a 180◦ rotated output of the 3rd row, and plus a -90◦
rotated value of the 4th row. The cancellation of any non-directional signals (i.e.,
signals that have equal magnitude and are equally spaced around the unit circle)
is performed by the DFT through the summation process with the different phase
rotation steps for each output. This property has been used in other applications
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such as the multi-channel beamforming receiver [33, 34]. After the DFT operation,
only one down converted tone remains at the output of each channel. We now see
that the polyphase-FFT provides a efficient implementation, due to the shared
computations, of the filter bank based system shown in Fig. 2.6.
One of the main advantages of the polyphase-FFT is that it can have an
arbitrarily long window length with a more aggressive filtering performance that
is virtually independent of the number of channels. To see this effect, we compare
the phase responses of the rectangular polyphase-FFT just discussed with a brick-
wall polyphase-FFT, i.e., with extremely long FIR window function in Fig. 5.11.
In this figure as well, the number of channels is 4 but we only use a 2 tone input
with one of the tones at DC and the other at slightly less than 3fs/8, such that
it falls in the bin between fs/4 to fs/2. The response of the linear phase brick-
wall filter which is from −fs/8 to fs/8 and the Sinc response of the linear phase
rectangular filter are both shown in top of Fig. 5.11. The constant delays through
the two filters are not shown in this figure. After each successive delay in Fig. 5.9,
the phase of the DC tone remains the same while the phase of the tone at 3fs/8
rotates by -135◦ for one delay step, and then it is down-sampled by 4 and aliased
to fs/8, which is shown as Xk(f) in the Eq.(5) and Fig. 5.11. After the down
sampling step, the signal of each channel is processed by the polyphase window.
The down-sampled brick wall coefficients have a constant amplitude response over
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Figure 5.11: Phase responses of rectangular and brick-wall window polyphase-
FFTs
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the frequency and change only the phase of the input signal by ej2pifk/fs as shown
in the Pk(f) of Eq.(5). This phase term cancels the frequency-dependent phase
variation of the delayed and down-sampled input signal, e−j2pifk/fs in the Xk(f).
With this effect, the phase of the tone at fs/8 rotates by 45
◦ per channel number,
k, and the result is shown in the 3rd row of the Fig. 5.11, Zk(f). The final
outputs of the rectangular and the brick-wall polyphase-FFTs are shown together
in the second-last row, ie., “After DFT, Yk(n)”. They are the DFT of Xk(f)
and Zk(f), respectively. The brick-wall and rectangular window based polyphase-
FFT operations are shown in the last row. The results for the rectangular window
based polyphase-FFT are drawn with dotted lines while those for the brick-wall
are drawn with solid bold lines. In the both cases of the rectangular and brick-
wall coefficients, the DC tone remains only on Ch.0, but the tone slightly less than
3fs/8 shows up at all channels for rectangular window while it appears only at
Ch.1 for the brick-wall case. This is the property that we wish to exploit in the
polyphase-FFT design by using longer window coefficients.
5.1.4 Complexity Comparison
The main advantage of a FFT implementation over the direct implementation
of the DFT is that the complexity is reduced through computation sharing. In
the case of N channel outputs, a radix-2 structure reduces the complexity from
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O(N2) to O(Nlog2N) [10]. However, as discussed in the previous subsection, tra-
ditional FFT structures can use a window length that is limited to the number
of channels [20]. In [35], an 8-tap rectangular window, and in [19], a 64 Ham-
ming window was employed for 8 channels and 64 channels, respectively. In other
words, to achieve the filtering performance of the polyphase-FFT with an arbi-
trary window length, the number of channels and the complexity of the traditional
FFT would inevitably need to increase. Using the structures in Fig. 5.2 and 5.3,
the filter bank can be designed like the Fig. 5.9 where the length of window co-
efficients, M, is larger than the number of channels, N . In the case of the direct
implementation, one channel consists of M coefficients so the complexity of the
total N channel is O(NM). In a traditional window FFT, the total M number
of channels would have to be implemented to achieve the equivalent filter per-
formance so the complexity is O(Mlog2M). Fig. 5.12 compares the complexities
of different structures. Here, the complexity of the polyphase-FFT filter bank
was calculated as O(M + Nlog2N) considering the polyphase window block. In
the result, the proposed structure shows the lowest complexity for every channel
length. In particular, for 16 channels and a window length of 64, polyphase-FFT
complexity is 3 times smaller than for a traditional window FFT. The savings
increase as the number of channels increases.
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5.2 Prototype Circuit Implementation
For the prototype implementation, we use a 13-tap window with coefficient values
of (w[n] = [1, 4, 10, 19, 29, 37, 40, 37, 29, 19, 10, 4, 1]). The coefficients were
generated by a convolution of a 10-tap, 5-bit resolution Chebyshev filter (w1[n]
= [1, 3, 6, 9, 11, 11, 9, 6, 3, 1]) and a 4-tap rectangular window (w2[n] =
[1, 1, 1, 1]). These window coefficients were adopted considering the trade-off
between the main-lobe width and complexity. With a longer window coefficient
length, a narrower main-lobe width and better channel selectivity is achieved,
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but it requires more circuit complexity and longer sampling phases. Fig. 5.13
shows the simulated resulting four outputs that are equally spaced from −fs/2
to fs/2. In this figure, the center frequency of 3rd channel, y3(f), is −fs/4,
because the frequency response at 3fs/4 in continuous time-domain is aliased to
−fs/4 in discrete time-domain. We note that there is an overlap in the frequency
bands. This is a necessary condition if we are interested in reconstructing the full
wideband signal in the digital domain. Fig. 5.14 shows a comparison with two
other filter responses (a standard FFT with a 4-tap rectangular window and a 5th
order IIR Chebyshev II filter). As can be seen, the side-lobes of the polyphase-
FFT filter bank are -60dB, not unlike those of the 5th order IIR Chebyshev II
filter, while the side-lobes of a standard FFT are only at -13dB. We also note
that the main-lobe width is narrower than that of a standard FFT. Compared
to the 5th order IIR filter, a polyphase-FFT has the advantages of linear phase
due to the FIR characteristic, easy extendibility to multi-channels using the FFT
algorithm, the ability to easily reconstruct the original signal, and the potential
ability to operate at higher switching frequencies as there is no feedback around
the loop.
Using the window coefficients, a prototype analog 4-channel-I/Q polyphase-
FFT filter bank was designed with passive switched capacitor circuits. The filter
implementation through a charge sharing scheme [36, 14, 5] enables high speed
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Figure 5.15: Schematic diagram of analog polyphase window summation
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and low power operation. Fig. 5.15 shows a more detailed schematic diagram for
the analog polyphase window summation process. The related clock sequences
are shown in Fig. 5.16 where non-overlapping clock signals are used for Θp2,ΘF1,
and ΘF2 to avoid unexpected charge sharing between capacitors. The pre-layout
simulation shows that a 10% overlap between clock signals deteriorates the side-
lobe performance by 30dB. In the polyphase summation block, I/Q input signals
are sampled on a set of different 9fF unit capacitors during 13 sampling clock
phases (e.g., 10 unit capacitors at ΘS2). The number of unit capacitors during each
sampling phase corresponds to the window coefficients, w[n]. After the sampling
phases, the sampled values are shared for the polyphase window summation during
ΘP1 and ΘP2. Due to the different number of sampling capacitors, the window
coefficients are implemented after the sharing operation. The standard A-FFT in
the next stage requires 2 copies of each input for the butterfly operation, so the
60 shared capacitors for each path (e.g., 1, 29, 29, 1 capacitors in the top slice of
Fig. 5.15) are separated into two halves after the falling edge of ΘP2. The output
of the polyphase window summation in each channel consists of 8 pairs (2 copies
of ±I, ±Q) of capacitors where each capacitor is composed of 30 “unit capacitors”
with a total value of 270fF.
The polyphase window summation outputs, Zk[n] where k ∈ [0 : 3], are con-
nected to the input of the A-FFT as shown in Fig. 5.17. The A-FFT which is
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Figure 5.16: Clock sequence
implemented in a radix-2 structure works for 4 phases (ΘRST ,ΘF1,ΘF2 and ΘM).
During ΘRST (the input signal sampling phase in the polyphase window summa-
tion block), the input capacitances of the A-FFT in Fig. 5.17, CFFT , are reset to
VCM to eliminate any history effects. During the ΘF1 and ΘF2 phases, the FFT
processes the input signals with addition, negation and “multiply by -j” opera-
tions. Then, at the next phase ΘM , one output among the 4 channels is selected
using the output MUX and connected to the output buffer for testing purposes.
The required operations for the A-FFT are implemented with charge sharing for
addition and a swapping of signal lines for negation and “multiply by -j” oper-
ations, which guarantee low power and high speed operation. In addition, the
butterfly blocks in an A-FFT are designed with the RCX technique to mitigate
the effect of a settling error, as shown in Fig. 5.18 [14]. For the entire structure,
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a total of 960 unit capacitors and sampling switches are used for the differen-
tial I/Q signals. Other switches for the sharing operation were implemented in
CMOS with the same NMOS and PMOS size to reduce the clock feedthrough
effect and to increase the signal range. The switch size during the Θp1 phase
is 270nm/65nm and other switches for Θp2 phase and FFT were designed with
larger size, 6.5um/65nm, to reduce the switch resistance and settling error. Even
though the number of channels in this prototype design is limited to 4, it can
easily be extended to additional channels (i.e. 8, 16 or 32) at the cost of some
increased complexity. For example, if we extend the 4 channels, where we have 2
processing stages and 4 multiplication coefficients in the radix-2 FFT structure,
to 16 channels, then the number of processing stages would increase to 4 with 16
multiplication coefficients [14].
The schematic diagram for the output MUX and buffer that were used only
for testing purposes are shown in Fig. 5.20. In the output MUX, a total of 32
CMOS switches are used to sense the 2 copies of the differential I/Q signals in
the 4 channels. After selecting a channel to be connected to the output buffer,
the speed is decimated to mitigate the speed requirement of the output buffer
for testing. For the output buffer, PMOS source followers are employed for high
linearity (i.e., no body effect). Simulation results show a +32 dBm IIP3 for the
operation at 20MS/s. Calculations for a cascaded system show that the total
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IIP3 degrades by 3 dB assuming 32 dBm IIP3 and 0 dB gain for the filter core. If
the IIP3 of the filter core is less than that of the output buffer, the performance
degradation is negligible (i.e., 0.8 dB degradation for 25 dBm IIP3 and 0 dB gain
for the filter core). For both test structures (output MUX and output buffer), I/O
devices are used with a 2.5V VDD for a large signal range and linearity so that
the performance of the core circuit with the 0.9V VDD is not affected.
The required clock signals were generated from cascaded D flip-flops using
external master clock and trigger signals. For non-overlapping signal generation,
the output signal of the D flip-flop was delayed using an inverter chain and it was
applied to an AND gate together with a non-delayed one. The schematic diagram
for the clock generation is shown in Fig. 5.21.
In this passive switched capacitor design, signal information is stored as a
charge in the capacitors, so the signals are vulnerable to corruption by coupling
from an adjacent clock or adjacent signal lines. To mitigate these issues, the
layout was done with ground shielding for all signal lines as shown in Fig. 5.22.
All signal metal lines are surrounded by ground metals to prevent any signal
coupling effects from other metal layers. With this ground shield methodology,
the total parasitic capacitance increases, but any signal-dependent non-linearity
errors are minimized.
In discrete time circuits, the signals are processed as constant sample-and-held
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values during each clock phase after the initial sampling operation. Therefore,
for the mathematical computations described above, incomplete settling results
largely in a gain error, but any clock variation or load variation with the input
signal can result in some signal-dependent nonlinearity. In other words, the lin-
earity performance is dominated by the initial sampling operation of the input
signal at the start of the circuit. In this design, the sampling circuit was designed
with the bootstrap technique [15] for high linearity and the schematic diagram for
the bootstrap sampler is shown in Fig. 5.23. Pre-layout simulation results for the
filter core (polyphase window including sampling circuit and A-FFT) show a 30
dBm in-band IIP3 for the 4 channels with 100 kHz to 20 MHz frequency offsets.
Each switching operation generates sampled noise (kT/C noise) on the capac-
itor. The total output noise can be calculated by considering the sampled noise
power and noise gain of each stage [14]. Calculations show that the final differ-
ential output noise is kT/(16Cunit) when the FFT parasitic capacitance, CFFT , is
30Cunit. A larger sampling capacitor would improve the noise performance at the
cost of speed. For our prototype, Cunit = 9fF .
In this passive switched capacitor structure, the filtering performance is dom-
inated by the quality of the capacitors that implement the window coefficients,
where process variation and mismatch of the capacitors are likely to degrade the
performance. To estimate this effect, a Monte-Carlo simulation was performed.
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Figure 5.23: Schematic diagram of bootstrapped sampling circuit
Simulation result shows an absolute 3.4% variation, one sigma, of the 9fF unit
capacitor with a 2.7um × 2.7um area. The one sigma differential mismatch varia-
tion is 0.265%. Since the window coefficients are implemented with multiple unit
capacitors, absolute process variation has little impact and only relative mismatch
variation is important. Simulation results show that the standard deviation of the
side lobe at -60dB is 1.12 dB due to absolute process and relative mismatch effects.
5.3 Measurement Results
The proposed polyphase-FFT filter bank was implemented in TSMC’s 65nm GP
process as shown in Fig. 5.24. The active area, including the state machine, output
MUX, and buffers for testing, is 0.18mm2 and the area is dominated (80%) by
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the unit sampling capacitors that are used in the polyphase window summation
block.
The test setup is shown in Fig. 5.25. The differential I/Q inputs are supplied by
a single signal generator to reduce the effect of an I/Q mismatch. The simulation
result shows that a 5% amplitude and a 5◦ phase mismatch deteriorates the side-
lobe performance by 9dB and 16dB, respectively. The master clock signal is also
generated from the same instrument (TEK AWG 7122B). The control signals
(SEL and CAL) for channel selection and calibration mode are set manually. In
the calibration mode, the filter core is bypassed to measure the finite gain and
output noise of the buffer. Wide BW and high linearity OP-AMPs (ADA4927
with 2.3 GHz -3dB BW and -98 dBc HD3 at 70MHz) are employed on the printed
circuit board so as not to load the high output impedance of the system. The
calculation shows that the impact of this OP-AMP on the linearity performance is
less than 0.01 dB. The differential output signal of the OP-AMP is combined into
a single-ended signal through a balun. The effect of the gain and phase mismatch
of this balun is negligible for the performance measurements.
The frequency responses
(√
I2 +Q2
)
of the 4 channels were measured at dif-
ferent sampling frequencies to evaluate the effect of settling errors. The result is
shown in Fig. 5.26. In the result, Ch.2 has the highest center frequency, because
the center frequency of Ch.3 is aliased to −fs/4. The source follower’s finite gain
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was calibrated out. The measured DC gain is -5dB. This is due to the charge steal-
ing by the input capacitance of the A-FFT during the ΘP1 phase. Specifically,
the measured average side-lobe amplitudes of the 4 channels are -45dB, -40dB,
-38dB and -23dB at 100MS/s, 500MS/s, 1GS/s and 2GS/s, respectively. These
results are 32dB 27dB, 25dB and 10dB better than for a standard FFT (-13dB).
Fig. 5.27 shows the side-lobe amplitudes of each channel at different operating
frequencies together with the post-layout simulation results which include para-
sitic capacitances. The performance degradation from the ideal pre-layout one,
i.e., -60dB side-lobe, is due to window coefficient variation caused by parasitic
capacitance and due to settling error. As the sampling frequency increases, we
note that the degradation is more severe at 2GS/s due to the finite settling errors
of the switched paths.
For the linearity tests, the in-band IIP3 of each channel was measured using
2 tone signals. The signal spacing is 100kHz and the center frequencies of the
2 tones are 1MHz offset from the center frequency of each channel. Fig. 5.28
shows the measured results together with the IIP2 and P1dB performances at
the 1GS/s sampling frequency. The average IIP3 of the 4 channels is 25dBm.
This high linearity performance shows the benefit of passive switching [37]. The
slightly lower IIP3 value at Ch.2 is caused by the higher frequency of the input
signal and increased sampling error. Recall, Ch.3 at 3fs/4 is really operating at
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Figure 5.26: Frequency response of the 4-channel polyphase-FFT filter bank
−fs/4. The average IIP2 and P1dB performances of the 4 channels are 49.7dBm
and 10.5dBm, respectively.
For noise measurements, the input signal was grounded and the total output
noise was measured. To calibrate out the effect of the buffer, the filter core was
disabled and the output noise of the buffer was measured. The filter noise was
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Figure 5.27: Side-lobes per channel at different operating frequency
calculated by subtracting the total noise power and buffer noise power [37]. The
measured total average integrated differential output noise up to 1 GHz for the 4
channels is 208µVrms. This is equivalent to an input referred noise (IRN) power
spectral density of -146 dBm/Hz considering the -5 dB DC gain.
Fig. 5.29 shows the energy and the corresponding power consumption including
clock generation for the 4-channel-I/Q (8 total) polyphase-FFT filter bank at dif-
ferent operating frequencies. Due to the leakage power, the energy consumption
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Figure 5.28: IIP3, IIP2 and P1dB of 4-channel polyphase-FFT filter bank
per conversion decreases with a higher sampling rate and the power consump-
tion increases almost linearly with an offset. (Ideally, the energy consumption
per conversion should have been constant.) At 1GS/s output, the total power
consumption is 34.6 mW and the power consumption on a per channel basis is
4.33 mW. The energy consumption at 1GS/s is 34.6pJ/conv. Simulation results
show that 62% of this total measured power is consumed by the state-machine to
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Figure 5.29: Power and energy consumption for the 4-channel polyphase-FFT
filter bank
generate the clock signals.
Table 5.1 summarizes the performance and compares it to other state-of-the-
art discrete time filters. With the proposed polyphase-FFT technique, we imple-
mented a 4-channel-I/Q FIR filter bank. Due to the multi-channel outputs at the
different center frequencies, it achieves the large ratio of the signal BW to the
sampling speed like [14]. It also shows the low side-lobe amplitudes like other
single channel filters due to its windowing operation. The passive switching oper-
ation provides high linearity. The power consumption per channel is the smallest
among the window FIR filters (no window function in [14]) because of the passive
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Table 5.1: Summary and comparison of performances
This work [14] [38] [39] [40] [41] [42]
Technology (nm) 65 65 45 130 65 90 65
Topology FIR FIR FIR FIR FIR FIR FIR + IIR
Number of channels 4 x I/Q 16 x I/Q 1 1 1 1 1
Useful signal BW (GHz) 1.0 5 0.8 0.014* 0.05* 0.25* 0.026*
Power/channel (mW) 4.33 1.91 48 15.7 12 16.6 8.4**
Sampling speed (GS/s) 1.0 5 3.2 0.64 2.4 2.0 0.48
Side lobe gain (dB) -38 -13 -30 -66 -40 -40 -85.5
Center gain (dB) -5 -8.4 0 30 0 29 41
Linearity 25.3dBm IIP3 NA -50 HD3 -17dBm IIP3 NA -22dBm IIP3 -19 dBm IIP3
IRN (dBm/Hz) -146 -155.2 NA -156 NA -155 -145
* -3dB bandwidth ** BW calibration is included.
operation and the FFT-like power efficient algorithm.
5.4 Conclusions
In this chapter, a prototype analog 4-channel-I/Q polyphase-FFT filter bank was
demonstrated in a 65nm GP CMOS process. The structure allows an arbitrary
effective window length. It enables a linear phase FIR filter bank with a narrower
main-lobe width and lower side-lobe amplitudes than those for a standard FFT.
Due to the FFT-like power efficient algorithm where common window coefficients
are shared between the different filter outputs, low power operation is possible.
The passive switched capacitor implementation enables a high speed, high linear-
ity and low power consumption. Moreover, this scheme improves with technology
scaling. The measured results of the 1 GHz signal BW, 25 dBm IIP3, and 4.33
mW power consumption per channel at 1 GS/s operation verify the superiority
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of the proposed scheme. The proposed structure can be employed for low power
channelization of wide band signals particularly in software-defined cognitive ra-
dios and for carrier aggregation.
Chapter 6
Conclusion
This dissertation discusses the channelization techniques of wideband signals using
an A-FFT for the next generation radio such as software-defined cognitive radio
and carrier aggregation. With the channelization techniques, two prototype chips
are implemented in real CMOS.
In the first chip, a fully integrated analog front-end using a hybrid filter bank
ADC structure was implemented for the channelization of wideband signals. In
this design, a wideband input signal is channelized through the A-FFT which is
employed as an analysis filter bank. Then, after amplification and A/D conver-
sion, the channelized signal is reconstructed to the original input signal through
an inverse-FFT in a digital domain. This structure enables the signals in each
channel of a wideband system to be separately digitized using the full dynamic
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range of the ADC. Thus, it benefits the small signals in wideband in terms of
lowered Q-noise while accommodating large in-band signals. The prototype is
implemented in TSMC’s 40nm CMOS GP process with VGA gains ranging from
1 to 4. Measurement results show 55.7dB of harmonic rejection for an asymmet-
ric (40dB difference) two-tone input, i.e., one large at 1MHz and one small at
-224.95MHz, after reconstruction at 450 MS/s. For this example signal, the Q-
noise floor of the smaller signal improves by 2.5dB compared to a non-channelized
ADC. The total power consumption for both the analog and digital sections is
90.4mW. This is the first fully integrated implementation of a reconstructible
filter bank design.
For the second implementation, an analog polyphase-FFT filter bank, which is
used to channelize wideband input signals, was demonstrated to reduce the speed
and dynamic range requirement of the ADCs. The polyphase-FFT technique
utilizes computation sharing not unlike a standard FFT and enables a longer “ef-
fective window length” than would be possible in a standard FFT. The 4-channel
I/Q prototype is implemented in TSMC’s 65nm GP technology. Based on pas-
sive switches, the design operates at high speed, consumes low power, and offers
high linearity performance. The measured transfer function shows >38dB side-
lobe suppression at 1GS/s operation. The average measured IIP3 is +25dBm
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differential power and the total integrated output noise is 208µVrms. The to-
tal power consumption for the polyphase-FFT filter bank (8-channels total) is
34.6mW (34.6pJ/conv).
6.1 Research Contributions
In this thesis, the following contributions were made:
• High dynamic range channelization techniques were presented for the next
generation radios.
• Low power implementation of the channelization system was demonstrated
for mobile communication.
• The reconstructible filter bank design was first fully integrated and imple-
mented in a real chip.
• A new switching technique was proposed to reduce the number of sampling
capacitors, switches, and the corresponding dynamic power consumption by
half in the 8-channel A-FFT.
• The effect of quantization noise in an A-FFT based receiver was mathemat-
ically analyzed.
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• The polyphase-FFT technique was first employed in an analog domain to
mitigate the ADC requirements.
• A prototype analog polyphase-FFT filter bank was implemented with pas-
sive switching operation in a real chip.
• The frequency and phase responses of a polyphase-FFT filter bank were
shown.
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Appendix A
A.1 Analysis of Hybrid Filter Bank ADC Using
A-FFT
In this Appendix, the details of mathematical derivation for the proposed system
are provided. The input signal to the A-FFT is channelized into 8 channels. In
discrete time domain, the output signal of each channel is represented by yk[n]
of Eq. 4.1. As shown in Eq. A.1, the result of discrete time Fourier transform
(DTFT) of yk[n] is the multiplication of input signal in frequency domain, X(f),
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and transfer function of each channel, Hk(f), which is the same in Eq. 4.2.
Yk(f) = F {yk[n]} =
∞∑
n=−∞
yk[n]e
−j2pi f
fs
n
=
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(A.1)
After channelization, the sampling frequency of each channel is decimated by
8 so as to fold each of the channels to DC and it can be expressed in Eq. A.2.
zk[n] = yk[8n] =
1
8
7∑
m=0
x[8n+m]e−j
2pi
8
(k−1)m (A.2)
The down-sampled signals are processed by VGA, ADC, and I-VGA. Through
this operation, the amplitude of input signal is recovered and Q-noise is reduced
by VGA gain. The output signal of each channel after I-VGA, ck[n], is represented
in Eq. A.3 where qk[n], ak, VFS and N are Q-noise, VGA gain of each channel, full
scale input voltage, and number of ADC bit respectively.
ck[n] =
1
8
7∑
m=0
x[8n+m]e−j
2pi
8
(k−1)m +
qk[n]
ak
σ2 {qk[n]} = ∆
2
12
, ∆ =
VFS
2N
(A.3)
After the I-VGA, signals from all the channels are upsampled by 8 with zero-
order-hold. The zero-order-hold upsampling operation can be mathematically
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represented as in Eq. A.4.
ck,up[n] = ck
⌊n
8
⌋
=
7∑
l=0
∞∑
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ck [p] δ(n− l − 8p)
=
1
8
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+
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(A.4)
The upsampled signals are processed by I-FFT and original input signal is recon-
structed with total Q-noise as shown in Eq. A.5. Fig. A.1 shows the details of
upsampling and I-FFT process with some example signal sequences.
r[n] =
8∑
k=1
ck,up[n]e
j 2pi
8
(k−1)n
= x[n] +Qtotal[n]
Qtotal[n] =
8∑
k=1
7∑
l=0
∞∑
p=−∞
qk[p]
ak
δ[n− l − 8p]ej 2pi8 (k−1)n
(A.5)
The frequency response of total Q-noise can be found by DTFT of Qtotal[n] in
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Eq. A.5. The mathematical derivation is shown in Eq. A.6.
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(A.6)
Eq. A.6 shows that each channel’s Q-noise is upsampled by 8 with zero insertion
and is shaped by Sinc function with a gain 8 at the center frequencies of each
channel. Total Q-noise is the summation of shaped Q-noises of each channel.
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Figure A.1: Reconstruction of original signal by upsampling and I-FFT
